Structured learning paths for Verilog, RTL Design Patterns, SystemVerilog, protocols, and UVM — curriculum-first semiconductor engineering built on reasoning, debugging, and verification.